Difference between revisions of "Hemera"
Jump to navigation
Jump to search
| Line 5: | Line 5: | ||
| vendor = Sun Microsystems | | vendor = Sun Microsystems | ||
| model = SPARCserver 20 | | model = SPARCserver 20 | ||
| cpu = | | cpu = Ross HyperSPARC | ||
| bus = SBus | |||
| freq = 125MHz | | freq = 125MHz | ||
| ram = 512MB | | ram = 512MB | ||
| location = 1DCA.C01 | | location = 1DCA.C01 | ||
| acquired = 2002 | | acquired = 2002 | ||
| acquired_from = Joel Martinez (On Loan) | |||
| role = ChivaNet Web and Mail Server | |||
| price = $0 | | price = $0 | ||
| os = Solaris | | os = Solaris | ||
| Line 31: | Line 34: | ||
[[Category: Servers]] | [[Category: Servers]] | ||
[[Category: Workstations]] | [[Category: Workstations]] | ||
[[Category: Computers]] | [[Category: Computers]] | ||
[[Category: Sun Microsystems]] | [[Category: Sun Microsystems]] | ||
[[Category: 1DCA.C01]] | [[Category: 1DCA.C01]] | ||
Revision as of 08:18, 12 April 2019
| hemera | |
|---|---|
 Hemera (bottom) | |
| Hardware | |
| Vendor: | Sun Microsystems |
| Model: | SPARCserver 20 |
| CPU: | Ross HyperSPARC@125MHz |
| Bus: | SBus |
| RAM: | 512MB |
| Software | |
| OS: | Solaris 7 (11/99) |
| Collection Data | |
| Acquired: | 2002 |
| From: | Joel Martinez (On Loan) |
| Catalog Data | |
| Location: | 1DCA.C01 |
| Usage Info | |
| Role: | ChivaNet Web and Mail Server |
Summary
This lovely SPARCserver 20 is the ChivaNet web and mail server. It contains 2x 73.1GB U320SCSI hard drives, and mounts the storage server over NFS. It's bedecked with an SBus QFE (Quad Fast Ethernet) board, as it is multi-homed.
Provenance
Joel Martinez acquired this machine in around 2002, and it involved a trip out to Truth or Consequences to be picked up. Included a DDS2 tape drive and external HDD enclosure, which were lost in the Storage Unit Tragedy of 2004. This machine was believed to have also been lost in that tragedy, but was found on the top shelf of the datashed at the beginning of its renovation, wrapped in black plastic bags. Still worked, but needed a new RTC chip.
Gallery
Hemera and Hyperion